

Z(1st Sem.)-Computer Sc.-II/Pr./CC-1P/CBCS/Set-I

2023

COMPUTER SCIENCE — HONOURS — PRACTICAL

Paper : CC-1P

Full Marks : 30

The figures in the margin indicate full marks.

Marks Distribution :

Experiment	:	
(a) Circuit design / Problem design	:	20
(b) Implementation	:	05
(c) Output	:	10
(d) Discussion	:	03
Laboratory Notebook :		02
Viva voce	:	04
Total	:	30

Set - I

Answer **any one** question.

1. Design a combinational circuit that can add three 1-bit numbers using 2 input NAND gates only.
2. Construct a 1-bit magnitude comparator using 2×4 decoder and other logic gates.
3. Design a full subtractor using 4×1 multiplexer(s) and other logic gates.
4. Implement gated S-R Latch using NAND gates, convert the above into a gated D-Latch.

(2)

Z(1st Sm.)-Computer Sc.-II/Pr./CC-IP/CBCS/Set-I

5. Design a MOD-10 ripple up counter using negative edge triggered JK flip-flop.
 6. Design a 4×1 multiplexer using basic gates.
 7. Show that a 4×1 multiplexer is a universal building block.
 8. Design a 4 input 3 output priority encoder, with one output as valid output indicator.
 9. Design a 2 bit comparator using basic Logic gates only.
-